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Abstract—This paper presents development and characteriza-
tion of a 3.2 Gb/s serial link transmitter for CMOS image sensors.
The transmitter incorporates Reed-Solomon code to achieve low
error rate in the harsh environment of subatomic physics exper-
iments. Pre-emphasis is implemented in the transmitter, allowing
data transmission over low-mass cables. It is fabricated in a 0.18
µm CMOS image process as a standalone chip to characterize
its performance, with the core area of 1.8 mm2. A frame data
rate of 3 · 10−12 with confidence level of 94.5% was measured
through a FPGA based receiver. The measured nominal power
consumption is 135 mW. The transmitter functions normally after
irradiated with 4.5 Mrad TID.
Index Terms—Serial Link Transmitter, FEC, MAPS, Reed-
Solomon, Pre-emphasis.
I. INTRODUCTION
CMOS monolithic active pixel Sensors (MAPS) havedemonstrated good performance for tracking devices[1],
[2], [3] and are demanded by numerous future subatomic
physics experiments. They integrate sensing elements, signal
processing and readout electronics on a single chip, providing
a trade-off among granularity, material budget, power con-
sumption and readout speed.
Most of current MAPS employ parallel data links for data
transmission, which provide an efficient and robust data trans-
mission at a low data rate. Despite its simple structure, parallel
data transmission suffer from two major issues, clock skew,
and interference. As increasing of hit density of subatomic
physics experiments, both of the issues are becoming notable.
Material budget is another considerable limitation for a parallel
data link. Cables used in parallel data transmission contribute
material significantly. By contrast, serial data link allows high-
speed data transmission with only a pair of differential cable,
considerably reduce material in the detector system. Therefore,
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serial data transmission show strong potential for future MAPS
application in subatomic physics experiments.
Although widely used in industry applications, few se-
rial link transmitters are dedicated to MAPS application in
subatomic physics experiments. An early try is a 160 Mb/s
one which employs 8b10b encoding to provide DC balanced
data[4]. Recently, a 1.2-Gb/s serial data transmitter dedicated
to MAPS data transmission is developed and characterized for
ALICE detector upgrade[5], which employs triple modular re-
dundancy (TMR) technique in the clock tree and the serializer
to protect from single event transient (SET). It also use 8b10b
code to provide DC balance and error detection abilities.
In this paper, we present the development and charac-
terization of a 3.2-Gb/s serial link transmitter for MAPS
data transmission in future subatomic physics experiments.
The transmitter features employment of Reed-Solomon coding
technique, therefore allowing some errors in the transmission
to be recovered at the receiving end. Double data rate (DDR)
scheme is adopted by the transmitter to operate at a low clock
frequency. In order to send data through low-mass cables, pre-
emphasis is incorporated in the current mode logic (CML)
driver. The transmitter is implemented in a 0.18 µm CMOS
technology.
In the next section, the transmitter architecture is detailed.
Section 3 presents the development of building blocks. Section
4 describes the electrical and radiation test results of the
prototype. Finally, conclusions are drawn in section 5.
II. THE TRANSMITTER ARCHITECTURE
The block diagram of a typical MAPS chip foreseen to
equip the transmitter is shown in Fig. 1. Particle hits in the
pixel array are read out to the bottom of the chip by data-
driven readout circuits in column level, and then some kind of
zero suppression technology might be employed to compress
raw data. A succeeding chip level memory is used to provide
several frames storage capability to buffer the frame data. The
final frame data are formatted to 256-bit width at 10 MHz,
which are sent out by the proposed serial link transmitter
finally through a 100 Ω differential transmission line on a
flexible printed circuits with the length of up to several tens
centimeter.
Fig. 2(a) illustrates a simplified block diagram of the
proposed transmitter. The 256-bit raw frame data are firstly
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2Serial Link Transmitter
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3.2 Gb/s over flexible printed circuits
256-bit/10 MHz
Fig. 1. The architecture of MAPS integrated the transmitter.
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Fig. 2. (a)the transmitter architecture, (b)frame definition.
added a 14-bit timestamp. The scrambler transposes the 270-
bit full frame data including time information to provide DC
balance, which enables receivers to recover clock from the
serial data. The scrambled data are encoded with a Reed-
Solomon algorithm which adds 40-bit redundancy into the data
so that errors can be corrected with a decoder in receivers.
In the succeeding frame builder, a 10-bit frame header is
added in each frame, which allows synchronizing the frame
in receivers. The frame building also act as a low-speed
serializer which multiplexes each 320-bit frame with a 100
MHz clock, generating 32-bit data for the succeeding high-
speed 32:1 serializer. The serializer multiplexes the 32-bit data
and provides a pair of complementary signal and its two copies
of one and two bit-period delay to the succeeding CML driver.
The CML driver which incorporates pre-emphasis delivers
serial data at 3.2 Gb/s finally. Several clocks are required in
the above-mentioned operation, i.e. 10 MHz, 100 MHz, 200
MHz, 400 MHz, 800 MHz and 1.6 GHz. A PLL generates
the 1.6 GHz clock from a 40 MHz reference clock, and
then all the required clocks are generated from the 1.6 GHz
PLL clock by a clock distributer. In Fig. 2(a), all the blocks
preceding the serializer are implemented with a digital IC flow
and triplicated to resist SEU(Single Event Upset). Two TMR
(Triple Module Redundancy) schemes are applied, say, all the
registers are triplicated locally, while all the combinational
logic are triplicated and voted globally at the output of the
frame builder. The frame structure is shown in Fig. 2(b),
in which a frame includes a 270-bit payload and a 50-bit
overhead.
S0 S1 S2 S4 … S38 S39 … S57
++
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Fig. 3. Scrambler implementing the polynomial of x58 + x39 +1: (a)a con-
ventional serial implementation of scrambler, (b)parallelized implementation
of the scrambler with local voter.
III. BUILDING BLOCKS
A. The Scrambler
The scrambler is employed to provide a DC balanced data,
which ease clock recovery in receivers. The scrambling poly-
nomial x58+x39+1 is implemented in the scrambler. Fig. 3(a)
shows a conventional scrambler implementation which scram-
bles data serially at bit-clock. This structure directly maps to
the polynomial and therefore is easy to understand.However,
for the scenario in the proposed transmitter, a 2.7 GHz bit
clock is required if the structure in Fig. 3(a) is used due to
the 270-bit input data at 10 MHz clock. To avoid the using
of 2.7 GHz clock, a parallelized implementation is employed
to generate 270-bit scrambled data at 10 MHz frame clock
rate. Fig. 3(b) illustrates the parallelized implementation of
the scrambler. A local TMR loop is implemented to protect
register from SEU. A combinational logic block generates
270-bit scrambled data from the input and the register. The
protection for the combinational logic circuits is considered
globally.
B. The RS Encoder
Reed-Solomon codes are block-based error correcting codes
with a wide range of applications in digital communications
and storage. A Reed-Solomon code is specified as RS(n,k)
with s-bit symbols, meaning that the encoder takes k data
symbols of s bits each and adds parity symbols to make an
n symbols codeword. A Reed-Solomon decoder can correct
up to t symbols that contain errors in a code word, where
t = (n− k)/2.
3b1 b2 b3 b4
g1 g2 g3 g4
5-bit 
input
Combinational
Logic
135-bit 20-bit
(a)
(b)
Fig. 4. Reed-Solomon encoder:(a)conventional implementation with Galois
field arithmetic, (b)parallelized implementation in the transmitter
In the proposed transmitter, a Reed-Solomon code of RS
(31, 27) with 5-bit symbols is chosen to trade off between
the ability of correction and overhead of transmission. An
interleaved encoding scheme is adopted to optimize burst
error correction and double the encoding rate. Two identical
encoders are interleaved in the transmitter, and each of the
encoder processes 135-bit data. The implementation of the
encoder is illustrated in Fig. 4. Fig. 4(a) is a conventional
encoder which generates parity bits under the control of the
clock at the symbol rate, 270 MHz in our case. Galois field
arithmetic is used in the encoder. Coefficients of polynomial,
g1, g2, g3, and g4, are calculated from generator polynomial
equation 1.
g(x) = (x− α27)(x− α28)(x− α29)(x− α30). (1)
In the structure of Fig. 4(a), since additional timing is
required to handle the payload, a clock of 320 MHz has
to be applied. In our case, we parallelized the Galois field
arithmetic by using combinational logic, which allows the
encoder operating at 10 MHz frame clock, as shown in Fig.
4(b)[6]. The encoders are triplicated globally.
C. The Serializer
The serializer includes a full-custom 32:1 multiplexer with
5-stage binary-tree structure and two additional latches, as
shown in Fig. 5. Five clocks are provided by the PLL and
the clock distributer. The first stage multiplexer interfaces
with frame builder at 100 MHz clock. The last stage of
the multiplexer and two latches, working at 1.6 GHz clock,
provides a complementary signal and its two copies of one and
two bit-period delay to the CML driver. The 50% duty cycle of
the 1.6 GHz is critical because of the DDR operation. Since the
data to be serialized have been protected by the Reed-Solomon
codes, no TMR is applied in the serializer, which ease the
design of the serializer and minimize its power consumption.
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Fig. 5. stucture of the serializer in the transmitter
D0 D0z
-1 D0z-2
Fig. 6. simplified schematic of the CML driver with pre-emphasis
D. The CML Driver with Pre-emphasis
In order to meet tight material budget requirement of
subatomic physics experiments, low-mass traces have to be
used for data transmission. The proposed transmitter employs
pre-emphasis in the driver, which provides compensation to
the loss of the traces. The CML driver in the transmitter
incorporates two post taps to realize pre-emphasis, as shown
in Fig. 6. The additional two taps are driven by the delayed
copies of the dominant tap. A Z-domain transfer function
implemented by the driver is shown in equation 2. Two
parameters, a0 and a1, are programmable through a slow-
control circuits.
Y (z−1) = Io(1 + a0z−1 + a1z−2). (2)
E. The Clock Genration Circuits
A charge-pump PLL is used to generate the 1.6 GHz
clock from a 40 MHz reference clock, as shown in Fig.
7(a). The loop bandwidth is programmable from 0.5 MHz
to 2 MHz, which eases the bandwidth trade-off between in-
band noise and out-band noise in field applications. A 4-stage
ring VCO(Voltage-Controlled Oscillator) is designed to cover
frequency ranging from 0.8 GHz to 2.4 GHz. The divider
in the PLL is fully triplicated to tolerate SEU. A duty cycle
correction block, shown in Fig. 7(b), is applied to minimize
DCD (duty cycle distortion) by providing a duty cycle of near
50%. This circuit correct duty cycle by storing offset of the
clock and the inverters on the capacitors.
IV. CHARACTERIZATION OF THE TRANSMITTER
The transmitter is fabricated in a 0.18 µm CMOS image
sensor technology. The core of the prototype is 2360 µm by
760 µm. Fig. 8 shows the photomicrograph of a die and block
description. The die was wire-bonded on a four-layer FR4
PCB(Printed Circuits Board) for characterization in laboratory.
4PFD
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Fig. 7. the PLL block diagram used in the transmitter
A. Electrical Test Results
To measure the quality of the serial data sent by the
transmitter, a 40 MHz reference clock is provided by a clock
generator, SI5338 clock generator evaluation board. A Tek-
tronix DSA71254B digital serial analyzer is used to measure
the eye diagram and jitter performance of the serial data. The
measured jitters are summarized in Table I. Fig. 9 shows eye
diagrams, with pre-emphasis off and on.
A serial data receiver matching the proposed transmitter has
been developed on a FPGA evaluation board(KC705) and used
in the measurement. Benefitting from Reed-Solomon coding,
most of data errors arising after the encoder could be corrected
or detected by the receiver. Three outcomes are provided by
the receiver:
• Count of incorrect frames before Reed-Solomon decod-
ing, which represent transmission errors usually.
• Count of payloads failed to be corrected but are detected
by the receiver.
• Count of incorrect payloads after decoding and de-
scrambling, which is generated by comparing with orig-
inal payloads to be sent.
It is possible that the receiver fails to detect an incorrect
frame or incorrectly decode an payload without any warning.
The third error indication in above list will show this situation.
The probability of each above case depends on the number and
distribution of errors.
To measure error rate, the outputs of the transmitter were
directly connected to the receiver with low-loss cable to
perform measurements. For this direct electrical connection,
no error in any of above case is detected for a 27 hours
measurement, corresponding to a FER(Frame Error Rate) of
3 · 10−12 with confidence level of 94.5%, or to a BER (Bit
Error Rate) for the payload of 1.2·10−14 with confidence level
of 94.9%.
With the help of the above three indications from the
receiver, one could observe the frame errors with and without
the Reed-Solomon code. In order to investigate the benefit
of the Reed-Solomon code, some errors are intentionally
TABLE I
MEASURED JITTER OF THE SERIAL DATA
Jitter Classfication Value
Random(RMS) 3.1 ps
Deterministic(PK-PK) 25.7 ps
Periodic 16.4 ps
Duty Cycle 4.6 ps
Total@10-12 BER(PK-PK) 60.2 ps
added during transmission by inserting an optical transceiver,
FINISAR FTLX8574D3BCL, and a variable optical attenuator
into the data link. Controlled transmission errors are generated
by attenuating optical power to a range around the optical
sensitivity of the optical receiver. Fig. 10 shows measured
results with transmission errors. Each measurement time is
10 minutes, corresponding to a frame counts of 6 · 109. The
transmission excluding the Reed-Solomon coding is error-free
when the optical modulation amplitude(OMA) is above -16.8
dBm, while errors increase rapidly with decreasing of the
OMA. The recovered payloads are error-free when the OMA
is above -16.9 dBm. At the OMA of -16.9 dBm, 90 incorrect
frames are correctly recovered. Detailed analysis shows that
most of the frame errors after correction come from the failures
of frame synchronization. That means the receiver cannot find
headers due to errors in them. A single bit error in the header
will generate 10 consecutive frame errors after the decoder.
This problem could be avoided by optimizing header detection
of the receiver.
B. Irradiation Test Results
Irradiation test was carried out with a cabinet X-ray irradi-
ator, X-Ray iR-160, at fixed operation potential and current.
A transmitter chip was irradiated in 13 steps to a total dose of
4.5 Mrad (SiO2). The chip was measured after each irradiation
step. No annealing was performed for the first 8 steps, where
the total dose is less than 128 Krad. Each of other 5 steps
included 17 hours annealing. A loopback test was performed
after irradiation and no transmission errors were observed.
Fig. 11 shows measured current on the power supplies when
loopback tests were running. Analog power supplies the PLL,
the CML driver and an analog buffer for the test, and the digital
power supplies the serializer and all the digital circuits. There
is no obvious change in the analog current. However, a peak
of digital current can be seen around 500 Krad to 1 Mrad.
No jitter degeneration was observed during the test. Figure 12
shows VCO tuning characteristics on each step.
In the second irradiation test, another transmitter chip was
continuously irradiated to a total dose of 4.5 Mrad (SiO2)
while the real time current consumption of analog and digital
supply are monitored. A 22-hour annealing was carried after
the irradiation and the current consumptions on both supplies
were measured again. The results are shown in Fig. 13. The
device under test function normally after irradiation test.
V. CONCLUSION
A serial link transmitter is developed aiming to meet the
requirement of serial data transmission for MAPS in future
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Fig. 9. eye diagrams measured after two RF25S cables with 1 m length, (a)
pre-emphasis off, (b) pre-emphasis on with a0 = −0.2 and a1 = 0.
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Fig. 10. measured error counts with transmission errors added. Frame
Error Counts means number of incorrect payload after correction, while
Transmission Error Counts indicates number of incorrect frames detected
before correction.
subatomic physics experiments. Measurement shows the trans-
mitter sending data at 3.2 Gb/s reliably. Reed-Solomon code
provides additional robustness for data transmission. The pre-
emphasis in the transmitter allows transmission over low-mass
cables. The transmitter is able to withstand TID of up to at
least 4.5 MRad.
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